Instruction Set Architecture
An Instruction Set Architecture (ISA) is the abstract interface between a computer's hardware and its software, defining the set of instructions, registers, memory addressing modes, and data types that a processor can execute.
Definition
An Instruction Set Architecture (ISA) is the abstract interface between a computer's hardware and its software, defining the set of instructions, registers, memory addressing modes, and data types that a processor can execute.
Overview
The ISA specifies exactly what a CPU can be told to do — arithmetic operations, memory loads and stores, control flow jumps, and more — without dictating how the processor internally implements those instructions. This separation between interface and implementation is what allows software compiled for a particular ISA, such as x86-64 or ARM, to run on any processor that implements that ISA, even as chip manufacturers redesign the internal hardware across generations for better performance or efficiency. ISAs are broadly categorized by design philosophy into RISC (Reduced Instruction Set Computer), which favors a small number of simple, fixed-length instructions executed quickly, and CISC (Complex Instruction Set Computer), which favors fewer lines of assembly code via richer, variable-length instructions that can each do more work. Compilers translate high-level source code, following Compiler Design principles, down into the specific instructions of a target ISA, and low-level programmers occasionally write Assembly Optimization directly against the ISA when performance is critical. Well-known ISAs include x86 and x86-64 (dominant in desktop and server CPUs), ARM (dominant in mobile devices and increasingly in servers and laptops), and RISC-V (an open, royalty-free ISA gaining adoption in embedded and research systems). The choice of ISA has far-reaching consequences for a chip's power efficiency, performance characteristics, and software ecosystem compatibility, making it one of the most consequential decisions in Von Neumann Architecture-based computer design.
Key Concepts
- Defines the instructions, registers, addressing modes, and data types a CPU supports
- Serves as the abstract contract between hardware implementation and software
- Allows software compiled for an ISA to run across different chip generations
- Split into RISC and CISC design philosophies with different trade-offs
- Major examples include x86-64, ARM, and the open RISC-V standard
- Compilers target a specific ISA when generating machine code
- Distinct from microarchitecture, which is how a given ISA is physically implemented
- Central factor in a processor's power efficiency and performance profile
Use Cases
Frequently Asked Questions
From the Blog
Base Models vs Instruction-Tuned Models: What Actually Changes
A base model continues text; an instruction-tuned model answers requests. The weights differ only by a comparatively small post-training stage, but that stage changes prompt format, stopping behaviour, refusal patterns and output style. This guide shows what actually shifts and when a base checkpoint is still the better starting point.
Read More AI & TechnologyHow to Format Instruction-Tuning Data Correctly
Instruction-tuning data must be rendered with the exact chat template the base model uses at inference, with loss computed only on assistant tokens. This article covers template alignment, loss masking, multi-turn and tool examples, special tokens, and the checks that catch a misformatted dataset before you spend a training run.
Read More AI & TechnologyPretraining, instruction tuning and preference tuning: what each stage adds
Each training stage installs different behaviour. Map knowledge, instruction-following, tone and refusals to their stage, and learn which ones prompting can change.
Read More AI & TechnologyWhat Is a System Prompt and Why It Matters
A system prompt is the hidden instruction that sets an LLM's role, rules, and tone before any user message. It shapes every response and anchors consistent behavior.
Read More